

**UNITED STATES DISTRICT COURT  
FOR THE SOUTHERN DISTRICT OF TEXAS**

JAMES B. GOODMAN,  
Plaintiff,  
vs.  
MICRO ELECTRONICS, INC.,  
Defendant.

**Civil Action No.  
COMPLAINT FOR PATENT  
INFRINGEMENT AND  
DEMAND FOR JURY TRIAL**

\*\*\*\*\*

NOW COMES Plaintiff, JAMES B. GOODMAN (“Goodman” herein), through his attorney, and files this Complaint for Patent Infringement and Demand for Jury Trial against Micro Electronics, Inc. (“MEI” herein).

**PARTIES**

1. Goodman is an individual residing in the State of Texas.
2. On information and belief from the internet, MEI has its Corporate Headquarters located at 4119 Leap Road, Hillard, Ohio 43026.
3. On information and belief from the internet such as Wikipedia, MEI is a private company, and MEI is the parent company of 25 computer retailer companies with the name, “Micro Center”, and owns an online division the name, “Micro Center Online”.
4. On information and belief, MEI operates a major retail store in this Federal Jurisdiction, namely Micro Center at 5305 South Rice Avenue, Houston, TX 77081, and MEI has substantial sales and presence in this Federal Jurisdiction.
5. On information and belief, MEI through its Micro Center Online has substantial sales and business presence in this Federal Jurisdiction through MEI’s sales online through the internet.

**JURISDICTION AND VENUE**

6. This is an action for patent infringement of United States Patent No. 6,243,315 (hereinafter "the '315 Patent") pursuant to the laws of the United States of America as set forth in Title 35 Sections 271 and 281 of the United States Code. This court has subject matter jurisdiction over this action pursuant to 28 U.S.C. Sec. 1338(a) and 28 U.S.C. Sec. 1331. Venue is proper in this judicial district under 28 U.S.C. §§ 1391(b), (c) and 1400(b).
7. On information and belief, MEI is subject to this Court's specific and general personal jurisdiction, pursuant to due process and/or the Texas Long Arm Statute, due to at least its business presence in this Federal Judicial District, including substantial infringing activities in this Federal Judicial District.
8. On information and belief, MEI, directly and/or through intermediaries, advertise at least through web sites and other web sites, offers to sell, sold and/or distributed its products, and/or has induced the sale and use of infringing products in this Federal Judicial District. In addition, and on information and belief, MEI is subject to the Court's general jurisdiction, including from regularly doing business, or soliciting business, or engaging in other persistent courses of conduct, and/or deriving substantial revenue from goods and services provided to individuals and businesses in this Federal Judicial District.
9. Venue is proper in this Federal Judicial District because, on information and belief, MEI has committed substantial infringement of the '315 Patent in this Judicial District, and maintains a wholly owned company in this Federal Judicial District.

**BACKGROUND**

10. MEI makes, and offers for sale many desk computer under the trademark POWERSPEC® and these computers incorporate at least one of the memory products known in the industry as DDR3, DDR3L, DDR4, and LPDDR4 memory products. Variations of these memory products such as the DDR3 memory product include DDR3-800, DDR3-1066, DDR3-1333, DDR3-1600, and DDR3-1666 as well as DDR3L-800, DDR3L-1066, DDR3L-1333, DDR3L-1600, and DDR3L-1666. The use of the terms “DDR3”, “DDR3L”, “DDR4”, and “LPDDR4” to include in the designation of a memory product requires the performance of the memory product to comply with the respective industry standards for performance, and operations.
11. The standards published by the Joint Electron Device Engineering Council Solid State Technology Association (“JEDEC”) state for the respective DDR3, DDR3L, DDR4, and LPDDR4 memory products and their variation: "No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met."
12. On information and belief, the use of the terms “DDR3”, “DDR3L”, “DDR4”, and “LPDDR4” and variations thereof implies that the respective memory products complies with the corresponding JEDEC Standards.
13. Therefore, the DDR3, DDR3L, DDR4, and LPDDR4 memory products and their variations must operate in compliance with the respective standards established by the JEDEC Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201.

- 1       14.   Any memory product identified as being a DDR3 memory product or a variation  
2       thereof including the term "DDR3" must comply with JEDEC Standard  
3       JESD79-3F.  
4
- 5       15.   Any memory product identified as being a DDR3L memory product or a variation  
6       thereof including the term "DDR3L" must comply with both JEDEC Standard  
7       JESD79-3F and JESD79-3-1A.01.  
8
- 9       16.   Any memory product identified as being a DDR4 memory product or a variation  
10      thereof including the term "DDR4" must comply with JEDEC Standard  
11      JESD79-4A.  
12
- 13      17.   Any memory product identified as being a LPDDR4 memory product or a  
14      variation thereof including the term "LPDDR4" must comply with JEDEC  
15      Standard JESD209-4A.  
16
- 17      18.   On information and belief, the JEDEC Standards for DDR3, DDR3L, DDR4, and  
18      LPDDR4 memory products have several relevant operating capabilities in  
19      common when installed in POWERSPEC computer, for example: (a) Each  
20      memory product has at least two banks of volatile memory, and this is the  
21      equivalent of a plurality of volatile solid state memory devices under the doctrine  
22      of equivalents; (b) A first external device (supplied by the POWERSPEC®  
23      computer) connected to the memory product can provide signals for selectively  
24      electrically isolating the address and control lines so that signals on the address  
25      and control lines do not reach the memory devices; and (c) A second external  
26      device (supplied by the POWERSPEC® computer related product) connected to  
27      the memory product can determine when the memory system is not being  
28

accessed and can initiate a low power for the memory system wherein the first external device isolates the memory devices and places the memory devices in self refresh mode, thereby reducing the electrical energy drawn from the electrical power supply of the POWERSPEC® computer related product.

19. On information and belief, the aforementioned POWERSPEC® computers incorporating a DDR3, DDR3L, DDR4, or LPDDR4 provide the aforementioned first and second external devices in order to take advantage of the respective operating specification of the memory products, including the low power mode which saves electrical energy while protecting the memory product against potential signals which could damage or corrupt the stored data.

20. The following is a Claim Chart for Claim 1 of the '315 Patent for the DDR3 memory product:

#### CLAIM CHART AND ASSOCIATED CONSTRUCTION

U.. Patent No. 6,243,315

**POWERSPEC®  
HAVING AN INSTALLED DDR3  
MEMORY PRODUCT AND PROVIDING  
THE AFOREMENTIONED FIRST AND  
SECOND EXTERNAL DEVICES**

Claim 1. A memory system for use in a computer system, said memory system comprising:

A “memory system” can be construed to be “**a system capable of retaining data**”. The JEDEC Standard JESD79-3F specification at p. 18, Sec. 3.2, “The DDR3 SDRAM is a high-speed dynamic random-access memory ...”. On the same page, “an interface designed to transfer two data words per clock cycle”. The DDR3 memory product retains data.

Thus, this memory product is within the preamble description.

1 a plurality of volatile solid state memory  
2 devices that retain information when an  
3 electrical power source is applied to said  
4 memory devices within a predetermined  
5 voltage range and

A “memory device” can be construed to be an  
“**integrated circuit or chip**”; and “a plurality  
of volatile solid state memory devices” can be  
construed to be “**two or more memory  
devices in the memory system into which  
data may be written or from which data  
may be retrieved that retain information  
while a electrical power source, having a  
predetermined voltage range, is applied to  
the memory devices and when the voltage  
reaches a predetermined threshold outside  
of that range, the memory devices will no  
longer retain their current state of  
information**”.

The JEDEC Standard JESD79-3F at p. 109,  
Sec. 6.1 states the absolute maximum DC  
Ratings. P. 111, Sec. 7.1 shows the  
recommended DC Operating Conditions with  
a minimum and maximum for the DC  
voltages.

The JEDEC Standard JESD79-3F in at p. 77  
refers to the memory module as being a  
“chip”. See Sec. 4.15.

The JEDEC Standard JESD79-3F at p. 18,  
Sec. 3.2 states, “The DDR3 SDRAM is a  
high-speed dynamic random-access internally  
configured a an eight-bank DRAM.” The  
second paragraph describes how a bank can  
be selected. See the Command Truth Table at  
p. 33, Sec. 4.1, and NOTE 3 explains that  
“BA” is for the selection of a bank being  
operated upon. Hence, the DDR3 has eight  
memory banks and the equivalents of a  
plurality of solid state memory devices.

On information and belief, a DRAM is  
volatile memory and that means a voltage in a  
specific range must be applied to operate  
acceptably as pointed out above.

27 capable of being placed in a self refresh  
28 mode;

The JEDEC Standard JESD79-3F shows that  
the DDR3 is capable of being refreshed at p.

a control device for selectively electrically isolating said memory devices from respective address lines and respective control lines so that when said memory devices are electrically isolated, any signals received on said respective address lines and respective control lines do not reach said memory devices; and

a memory access enable control device coupled to said control device and to said control lines for determining when said memory system is not being accessed and for initiating a low power mode for said memory system wherein said control device electrically isolates said memory devices and places said memory devices in said self refresh mode, thereby reducing the amount of electrical energy being drawn from an electrical power supply for said computer system.

and p. 79, Sec. 4.16 entitled “Self-Refresh Operation”.

JEDEC Standard JESD79-3F at p. 81, Sec. 4.17.1 entitled “Power-Down Entry and Exit” discloses a power-down operation. The description states, “Entering power-down deactivates the input and output buffers, excluding CK, CK#, ODT, CKE, and RESET#. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or Deselect commands are needed during the CKE switch off and cycle(s) after, this timing period are defined as tCPDED. CKE\_low will result in deactivation of command and receivers after tCPDED has expired. The text also states, “In power-down mode, CKE low, RESET# high, and stable clock signal must be maintained at the inputs of the DDR3 SDRAM, and ODT should be in a valid state, but all other input signals are “Don’t Care.” The input signals are address and control signals are related to the CK# input noted at p. 13, Sec. 2.10, where it is stated, “All Address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#.

The power-down is due to an input signal from the second external device as pointed out at P. 13, Sec. 2.10. The device generating the input signal for the power-down functions like the claimed memory access enable control device.

JEDEC Standard JESD79-3F , Sec. 4.17.1 states, “ Power-down is synchronously entered when CKE is registered low (along with NOP or Deselect command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read/write operations are in progress.

- COUNT ONE**
- (DIRECT INFRINGEMENT OF U.S. PATENT NO. 6,243,315)**
24. Plaintiff Goodman repeats and incorporates herein the allegations contained in paragraphs 1 through 23 above.
25. On June 5, 2001, the '315 Patent entitled "COMPUTER MEMORY SYSTEM WITH A LOW POWER MODE", was duly and legally issued to James B.

**(DIRECT INFRINGEMENT OF U.S. PATENT NO. 6,243,315)**



1 Goodman, as the sole patentee.

2 26. Plaintiff Goodman is the sole owner of the '315 Patent, and has standing to bring  
3 this action.

4  
5 27. All of the limitations of Claim 1 of the '315 Patent are present in MEI computer  
6 products incorporating at least one DDR3, DDR3L, DDR4, or LPDDR4 memory  
7 product manufactured, offered for sale, and being sold directly or indirectly by  
8 MEI in this Federal Judicial District.

9  
10 28. All of the limitations of claim 1 of the '315 Patent are present in MEI computer  
11 products including offered for manufactured, offered for sale, and sold directly or  
12 indirectly by MEI.

13 29. MEI is infringing at least claim 1 of the '315 Patent literally, or under the doctrine  
14 of equivalents in this Federal Judicial District.  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

**JURY DEMAND**

Pursuant to Fed. R. Civ. P. 38(b), Plaintiff hereby demands a jury trial as to all issues in this lawsuit.

**PRAYER FOR RELIEF**

THEREFORE, Plaintiff respectfully requests this Court to:

- a. enter judgment for Plaintiff on Claim 1 of the '315 Patent for patent infringement, either literally, and/or under the doctrine of equivalents;
- b. order that an accounting be had for the damages caused to the Plaintiff by the infringing activities of the MEI;
- c. enter an injunction to prohibit MEI directly or indirectly from offering for sale, or selling infringing products;
- d. award Plaintiff interest and costs; and
- e. award Plaintiff such other and further relief as this Court may deem just and equitable.

THE PLAINTIFF

JAMES B. GOODMAN

Date: November 25, 2016

/s/ David Fink  
David Fink  
Reg. No. 299869  
Fink & Johnson  
7519 Apache Plume  
Houston, Texas 77071  
713.729.4991 Tel.; 713.729.8408 Fax  
Attorney in Charge for the Plaintiff